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Abstract — Original extraction techniques of microwave
small-signal model and technological parameters for SOI
MOSFETs are presented. The characterization method com-
bines careful design of probing and calibration structures,
rigorous in situ calibration and a powerful direct extraction
method. The proposed characterization procedure is directly
based on the physical meaning of each small-signal model el-
ement. Knowing the qualitative small-signal behavior of each
model parameter versus bias conditions, the high frequency
equivalent circuit can be simplified for extraction purposes.
Biasing MOSFETs under depletion, strong inversion and sat-
uration conditions, certain technological parameters and mi-
crowave small-signal elements can be extracted directly from
the measured S-parameters. These new extraction techniques
allow us to understand deeply the behavior of the sub-quarter
micron SOI MOSFETs in microwave domain and to control
their fabrication process.
Keywords — microelectronics, microwave devices, SOI MOS-
FET.
1. Introduction
The boom of mobile communications leads an increas-
ing request of low cost and low power mixed mode in-
tegrated circuits. Maturity of silicon-based technology and
recent progresses of MOSFET’s microwave performances
[1–4], explain silicon success as compared to III-V tech-
nologies. Silicon-on-insulator-based MOSFETs are very
promising devices for multigigahertz applications. Thin-
film SOI MOSFETs offer indeed interesting low-voltage
performances, higher speed and increased integration den-
sity, all with simpler processing than bulk silicon MOS-
FETs of comparable size [5]. Many recent realizations of
logic circuits, memories, and RF circuits [6] have con-
firmed both the advantages and the viability of thin-film
SOI circuits, even in the case of very large systems. To
support the development of thin-film SOI circuits, ade-
quate device models and characterization techniques must
be available concurrently with the maturation of fabrica-
tion processes. In the present paper, we describe direct
extraction techniques to accurately characterize sub-quarter
micron SOI MOSFETs in the microwave domain. The
characterization method combines careful design of prob-
ing and calibration structures, rigorous in situ calibration
and a powerful direct extraction method. The proposed
characterization procedure is directly based on the physical
meaning of each small-signal model element. That makes
it very useful for controlling the sensitive fabrication steps
such as the silicidation process of the gate, source and drain
regions. Moreover, due to the physical meaning attributed
to each model element through the characterization process,
the extracted equivalent circuit is scalable. This last point
is crucial for circuits simulation and optimization purposes.
2. Fabrication process
200 nm UNIBONDr wafers with a 400 nm buried ox-
ide were used as the starting material. The silicon thick-
ness was thinned down to 40 nm or 30 nm by a recessed-
channel process in the case of the fully depleted (FD) tran-
sistors. Gate oxide (4.5 nm) was grown after a LOCOS
isolation. A field implant is used to eliminate sidewall
leakage. A 200 nm thick polysilicon layer is deposited and
patterned by DUV lithography. Source/drain extension im-
plant is followed by formation of a 80 nm spacer oxide after
which the source-drain regions are implanted and activated
with a 950◦C/15 s RTA afterwards. A titanium silicide
process is used to reduce the sheet and contact resistances
of gate fingers and the elevated 80 nm thick source-drain
regions. After the silicide process a gate sheet resistance of
about 10 Ω/, instead of 100 Ω/ for a classical doped
polysilicon gate, is obtained for a 0.25 µm gate channel
length MOSFET. The total S/D series resistance were about
700 Ωµm and 1300 Ωµm for n- and p-MOSFETs, respec-
tively. The back-end processing includes a three level metal
process with tungsten plugs and planarization of intermetal
oxides by chemical and mechanical polishing (CMP). SOI
MOSFETs composed of 12 gate fingers connected in par-
allel with various channel lengths (L = 0.25, 0.35, 0.5 and
1 µm) and widths (W = 1, 2, 3.4, 6.6, 9, 15 and 25 µm)
were built and measured.
3. Microwave small-signal model
The direct extraction methods developed in the present pa-
per are based on the good knowledge of the measured tran-
sistors 3D structure and the physical meaning attributed
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Fig. 1. Small-signal model of a common-source SOI MOSFET.
to the various lumped elements of transistors small-signal
equivalent circuit. Figure 1 shows the model used for the
common-source SOI MOSFET. According to the physical
meaning attributed to the elements, the circuit can be split
into three parts:
• Index i denotes the intrinsic elements which model
the core of the transistor, and are thus dependent on
the bias conditions and on the size of the active zone.
• Index e denotes the extrinsic elements, which are sup-
posed to be independent of bias, but scale with the
active zone.
• Index a denotes the shunt and series access param-
eters caused by the metal connections just outside
of (adjacent to) the active zone. The frequency be-
havior of the series impedances (Zga and Zda) and
shunt admittances (Yga and Yda) is determined by the
propagation characteristics of a coplanar waveguide
transmission line (CPW) on SOI substrate. They are
constant under normal biasing conditions, and not
dependent on the width of the active zone.
Under certain bias conditions, some small-signal elements
vanish and then the equivalent circuit presented in Fig. 1
can be simplified. These assumptions can only be done
if the physical meaning of each small-signal lumped ele-
ment of the transistor structure is correctly considered. In
the next section, the extraction procedure of technological
parameters and microwave small-signal elements based on
transistor S-parameters measured under depletion, strong
inversion and saturation conditions is explained.
4. Extraction procedure
The main steps of the small-signal model extraction are: the
extraction of the CPW feed transmission lines parameters,
the determination of the extrinsic parasitic capacitances, the
extraction of the extrinsic resistances, and finally, the de-
termination of all intrinsic elements for a given bias point.
Following the same philosophy, it has been shown that cer-
tain technological parameters such as the effective channel
length, the gate, source and drain silicide resistivities and
the effective gate oxide thickness can be directly extracted
from the measured high frequency S-parameters.
Fig. 2. Calibration kit allowing to perform a TRL calibration
and to determine the reference impedance.
Fig. 3. Top view of on-wafer MOSFET test structure showing
the measurements reference planes and the active zone.
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Fig. 4. Extracted complex propagation coefficient (γ =α+ jβ ) (a), (b) and complex characteristic impedance (Zc) (c), (d) by considering
the measured S-parameters of the short line (Up, called „through” in Fig. 2) and the long line (Low, called „line” in Fig. 2) in the
calibration procedure.
Fig. 5. Extracted series (R and L) (a), (b) and shunt (G and C) (c), (d) equivalent parameters per unit length for a CPW line on standard
SOI substrate (20 Ωcm).
4.1. Extraction of the CPW feed lines parameters
Using standards implemented on the SOI wafer (Fig. 2),
a through-reflect-line (TRL) calibration is performed as de-
scribed in [7] for defining the S-parameters reference planes
close to the input and output of measured transistors. Fi-
gure 3 shows the position of the measurements reference
planes after calibration. It appears that there is a short resid-
ual length of CPW metallic line (approximately 50 µm) at
the transistor input and output between the measurements
reference planes and the beginning of the transistor active
zone. After the extraction of the transmission line charac-
teristics Zc and γ (Fig. 4) from the measured calibration
kit (Fig. 2) built on SOI substrate, the series and shunt pa-
rameters per unit length of the line are obtained. Figure 5
presents the extracted impedance and admittance values per
unit length for a CPW line implemented on standard SOI
substrate (20 Ωcm). Knowing the exact distance between
the measurements reference planes and the beginning of
the transistor active zone (lga and lda, the CPW line access
lengths at the input and output of the transistor, respec-
tively) the residual access lines can be then estimated by:
Series impedances:
Zga = lga(R+ jω L) , (1)
Zda = lda(R+ jω L) . (2)
Shunt admittances:
Yga = lga(G+ jω C) , (3)
Yda = lda(G+ jω C) . (4)
The parasitic admittance Ygda represents mainly the para-
sitic coupling between gate and drain metallic interconnec-
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tions outside the active zone. As explained in [8], Ygda can
be extracted from the measured S-parameters for the tran-
sistor biased in depletion. It is obtained by the intercept at
the origin of the linear regression on measured data points
plotted in a two dimensional plane defined by [W,Y12] or
[W,Y21], with W being the transistor total width and Yi j the
Y-matrix elements of the transistor measured under deple-
tion bias condition (Vgs << Vth) and Vds = 0 V. It is im-
portant to note that due to the design of the metallic access
CPW lines (high frequency interconnections) this parasitic
element is mainly capacitive and has a very small value
(around 1 f F).
Using the extracted values (Zga,Zda,Yga,Yda and Ygda) the
residual series and shunt parasitic access elements are with-
drawn by simple matrix manipulations.
4.2. Extraction of the extrinsic capacitances
Figure 6 shows the cross-section of a fully depleted SOI
MOSFET with its metallic drain and source interconnec-
tions. The physical origins of the parasitic extrinsic capac-
itances indicated in Fig. 1 are multiple.
Fig. 6. Cross-section of a fully depleted SOI MOSFET with its
metallic drain and source interconnections.
We have the overlap gate-to-drain and gate-to-source capac-
itances (Cgse = εox∆Lovl p[S]/dox,Cgde = εox∆Lovl p[D]/dox).
We can limit these parasitic capacitances by controlling
the thermal diffusion of doping atoms from the source and
drain regions into the transistor channel. The extrinsic ca-
pacitance Cdse corresponds to the proximity parasitic ca-
pacitance between drain and source diffusion regions. That
parasitic capacitance can be quite important for sub-quarter
micron MOSFETs.
Cgsee,Cgdee and Cdsee are the extrinsic capacitances due to
parasitic couplings between metallic interconnection lines
outside the transistor active zone between gate-source,
gate-drain and drain-source, respectively. The values of
these capacitances are independent with bias conditions and
depend on the transistor size and also on the design of the
transistor metallic interconnection structure. In order to ex-
tract the extrinsic capacitances the transistor S-parameters
are measured in deep depletion (Vgs << Vth) and Vds =
= 0 V. Under these bias conditions, the equivalent circuit
of the MOSFET is simplified, as shown in Fig. 7. As
Fig. 7. Simplified small-signal equivalent circuit for a com-
mon source SOI MOSFET in deep depletion (Vgs << Vth) and
Vds = 0 V.
explained in [9], at relatively low frequencies the effects of
the extrinsic resistances can be neglected and therefore, the
extrinsic capacitances are directly obtained from the imag-
inary part of the measured Y-parameters. However, due to
the dimension shrinkage of the recent transistors (channel
length < 0.25 µm), the parasitic capacitances between tran-
sistor fingers and metallic connection vias along the active
region of the transistor structure become non-negligible.
Because all of those parasitic extrinsic capacitances are
connected in parallel with the extrinsic overlap and drain-
Fig. 8. Evolution of the total extrinsic capacitances measured
in deep depletion at Vds = 0 V for various total active zone
widths (W ).
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Fig. 9. 2D electrostatic simulations for the estimation of the parasitic source-to-drain (Cdsee) (a), gate-to-drain (Cgdee) and gate-to-source
(Cgsee) (b) coupling capacitances.
-to-source proximity capacitances
((Cgse,Cgsee),(Cgde,Cgdee) and (Cdse,Cdsee)) as shown
in Figs. 1 and 7, their extraction is not straightforward.
Figure 8 represents the evolution of the total ca-
pacitances (Cgs = Cgse + Cgsee,Cgd = Cgde + Cgdee and
Cds = Cdse + Cdsee) measured in deep depletion at
Vds = 0 V for various total active zone widths (W).
In order to dissociate the different extrinsic capacitances,
we have used a 2D electrostatic simulator for estimating the
parasitic coupling effects existing between the gate, drain
and source metallization levels (Cgsee,Cgdee andCdsee). Fig-
ure 9 shows the equipotential lines calculated by the 2D
electrostatic simulation software for two different bound-
ary conditions. The capacitances are obtained by integrat-
ing the electric field along the integration path as indi-
cated in the schemes. From the calculated capacitance va-
lues Cgsee,Cgdee and Cdsee and the measured imaginary part
of Y-parameters (Cgs,Cgd and Cds) for the transistor bi-
ased in deep depletion (Fig. 8), the extrinsic capacitances
Cgde(= Cgd −Cgdee),Cgse(= Cgs −Cgsee), respectively, the
gate-to-drain and gate-to-source overlap capacitances, and
Cdse(= Cds −Cdsee), the source-to-drain proximity capaci-
tance, are extracted.
4.3. Extraction of the extrinsic resistances
After removing the parallel extrinsic capacitances
(Cgsee, Cgdee and Cdsee) by simple matrix manipulations,
we consider the parametric curves defined in a two di-
mensional plane [x1,x2] by [Re(Zσpii j(ω)),Re(Zσpikl(ω))],
where {i, j} 6= {k, l}, for the transistor biased in saturation
(Vds > Vgs −Vth). It has been demonstrated that these
curves are straight lines and from their slope and intercept
at the origin the extrinsic resistances (Rge,Rde and Rse)
are directly extracted [9]. Figures 10 and 11 represent the
parametric plot of resistances in the 0.5÷40 GHz band
at Vgs = 1 V and Vds = 2 V for 12 x (6.6/0.35) µm2 and
10 x (24/0.75) µm2 SOI n-MOSFETs, respectively. The
Fig. 10. Parametric plot of resistances in the 0.5÷40 GHz
band for 12 x (6.6/0.35) µm2 SOI n-MOSFET at Vgs = 1 V and
Vds = 2 V.
Fig. 11. Parametric plot of resistances in the 0.5÷40 GHz
band for 10 x (24/0.75) µm2 SOI n-MOSFET at Vgs = 1 V and
Vds = 2 V.
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accuracy of the extracted resistance values is related to
the precision with which the slope and the intercept at
the origin can be determined by linear regression from
the measured Z-parameters. By comparison of Figs. 10
and 11, it appears that higher accuracy on the extracted
resistance values is reached if the measurements frequency
band includes the cut-off frequency of the measured
transistor. The current gain cut-off frequency ( fT ) for the
measured 12 x (6.6/0.35) µm2 and 10 x (24/0.75) µm2
SOI n-MOSFETs are 40 and 14 GHz, respectively.
In order to overcome that lack of accuracy on the extrinsic
resistances extraction for sub-quarter micron MOSFETs, we
have defined one additional linear relationship involving the
summation of extrinsic resistances Rse and Rde. In fact, it
can be demonstrated that at low frequencies (from 1 to
5 GHz) and for bias points chosen in linear region (Vgs =
> Vth and Vds << Vgs) the real part of Z22 parameters are
given by:
Re(Z22) = Rde +Rse + f (intrinsic elements) . (5)
Figure 12 presents the real part of Z22 measured in linear
region from 1 to 5 GHz versus the layout channel length
for 160 µm width SOI n-MOSFETs. A linear function is
observed. By definition for a channel length equal to zero
all of the intrinsic elements vanish, and therefore, from
Eq. (5) and the intercept at the origin obtained from a linear
regression on the measured data points (Fig. 12), the value
of Rse +Rde is extracted.
Fig. 12. Evolution of the Z22 parameter real part versus the
layout channel length.
Table 1 shows all of the extrinsic elements values extracted
for 12 x (6.6/0.35) µm2 by using the characterization pro-
cedure explained in this section.
4.4. Determination of all intrinsic parameters
After subtracting the extrinsic resistances and capacitances
from the measured S-parameters, all of the intrinsic ele-
ments (Cgsi,Cgdi,Csdi,Rgsi,Rgdi,Gmi,Gdsi, and τ) for an ar-
bitrary bias condition can be directly extracted by using
Table 1
Extracted extrinsic capacitances and resistances for
a 12 x (6.6/0.35) µm2 SOI n-MOSFET
Cgsee Cgdee Cdsee Cgse Cgde Cdse
[fF]
5.77 5.77 10.4 16.5 14 6.5
Rge Rde Rse
[Ω]
5 13.7 4
simple matrix manipulations on the intrinsic Y-matrix [10].
Figure 13 presents the evolution of the different intrinsic el-
ements versus frequency for Vgs =Vds = 0.9 V. Except for
the frequencies below 3 GHz, where the deviations from
the horizontal are attributed to the low frequency limit of
the TRL calibration, the values of the extracted intrinsic
parameters remain fairly constant up to 40 GHz. The flat-
ness of the extracted intrinsic elements curves over a wide
frequency band is directly related to the completeness of
the model used, the validity of the assumptions considered
and the quality of the extraction procedure itself. In fact,
all of the lumped elements of the small-signal SOI MOS-
FET model presented in Fig. 1 are considered by definition
frequency independent.
The direct extraction method described above has been suc-
cessfully applied to both SOI p- and n-MOSFETs of various
sizes (W and L) up to 40 GHz.
Figure 14 presents the good agreement between mea-
sured and simulated S-parameters magnitudes and phases
for a 12 x (6.6/0.35) µm2 SOI n-MOSFET at Vgs =
=Vds = 0.9 V.
5. Technological parameters extraction
Based on the same concept, technological parameters can
be extracted from the S-parameters measurements. In
fact, the transistor effective channel length (Le f f ) can be
obtained from the intercept at the origin of the linear
regression on the data points plotted in a two dimen-
sional plane [x1,x2] by [Cgdi,L], Cgdi being obtained by
subtracting Y12 in depletion from Y12 in strong inversion
(Vgs >> Vth and Vds = 0 V). In fact, when the intrin-
sic gate-to-drain capacitance Cgdi equal to zero the resi-
dual channel length corresponds to the total overlap length
(∆L = ∆L
ovl p[S] +∆Lovl p[D]). The effective channel length
is then defined as Le f f = L−∆L.
Figure 15 shows the extracted intrinsic capacitance Cgdi for
SOI n-MOSFETs composed of 12 gate fingers connected in
parallel with a total width of 80 µm and a channel length
of 0.25, 0.35, 0.5 and 1 µm.
¿From the extracted value of Le f f , the gate oxide thickness
(tox) is obtained by tox = εox WLe f f /2Cgdi.
For the measured transistors described above in this section,
the extracted gate oxide thickness is 5.48 nm.
64
JOURNAL OF TELECOMMUNICATIONS
AND INFORMATION TECHNOLOGY3-4/2000
Direct extraction techniques of microwave small-signal model and technological parameters for sub-quarter micron SOI MOSFETs
Fig. 13. Evolution of the intrinsic lumped extracted values (i.e. conductance (a), delay (b), capacitance (c), intrinsic non-quasi-static
resistance (d)) versus frequency for a 12 x (6.6/0.35) µm2 SOI n-MOSFET at Vgs = Vds = 0.9 V.
Fig. 14. Measured (lines) and simulated (symbols) S-parameters magnitudes (a) and phases (b) for a 12 x (6.6/0.35) µm2 SOI
n-MOSFET at Vgs = Vds = 0.9 V.
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Fig. 15. Parametric curve defined in a two dimensional plane by
[Cgdi,L].
6. Conclusion
Direct extraction techniques based on measured S-para-
meters at different bias conditions are presented for de-
termining technological parameters and microwave small-
signal model of MOSFETs. This characterization proce-
dure has been used to control and optimize the different
steps of the fabrication process. The extracted equivalent
circuits have been introduced in commercial simulators for
successfully designing microwave SOI CMOS functionali-
ties such as LNA, mixer and oscillators at 1.8 and 5.8 GHz.
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